Saving power in embedded systems – Reducing idle CPU speed

Dynamic power, meaning power consumption that is proportional to a clock speed, is a significant part of the power usage of a computer system. Reducing CPU load is one way to reduce this. More interestingly, reducing CPU clock speed in idle mode is another way. And there is hardly any downside!

Turning an FPGA into a powerful microcontroller. No external memory required.

FPGAs can do things that CPUs cannot do as quickly, or as efficiently, or simply cannot do at all. The bottleneck on rapidly expanding market usage for a powerful FPGA, with hard CPU cores, is that almost all applications use Linux. This requires a lot of memory, most of all RAM, and insufficient built-in RAM […]